VHDL

  1. VHDL basics
  2. Advantages and Limitations of VHDL
  3. Data Objects
  4. Operators
  5. Data Types
  6. Entity and Architecture
  7. Structural style of modelling
  8. Data Flow style of modelling
  9. Behavioral style of modelling
  10. Sequential statements
  11. Concurrent Statements
  12. Subprograms
  13. Packages in VHDL
  14. VHDL Testbench
  15. CPLD
  16. FPGA
vhdl testbench block diagram, block diagram of testbench in vhdl,

VHDL Testbench

VHDL language is simulators and synthesizers. Sometimes they are not actually downloading behaviour on the chip instead they are generating patterns called VHDL testbenches. A testbench is a VHDL code that is used to check the functionality of a design. Also, outputs can be checked for correct behaviour. The design which allows to verify the […]

VHDL Testbench Read More »

Package body and package declaration in vhdl, packages in vhdl,

Packages in VHDL

A package provides a convenient mechanism to store and share declarations that are common across many design units. Packages in VHDL consists of two parts: Package declaration section Package body. The package declaration defines the interface for the package, much the same way that the entity defines the interface for a model. The package body

Packages in VHDL Read More »

Subprograms in VHDL

Subprograms in VHDL

This article describes the two kinds of subprograms in VHDL: procedures and functions. A function call can be used within an expression. A procedure call may be a sequential or a concurrent statement. It is possible for two or more subprograms to have the same name. This is called overloading. Subprograms A subprogram defines a

Subprograms in VHDL Read More »

Concurrent statements in VHDL,

Concurrent Statements in VHDL

Concurrent statements in VHDL used in the dataflow model are executed concurrently. Hence, the ordering of these statements does not affect the resulting output. Concurrent Signal Assignment The concurrent signal assignment statement assigns a value or the result of evaluating an expression to a signal. This statement is executed whenever a signal in its expression

Concurrent Statements in VHDL Read More »

Sequential statements in VHDL

Sequential Statements in VHDL

A set of VHDL statements that executes in sequence is called sequential statements in VHDL. Sequential Statements in VHDL The syntax of a sequential signal assignment is identical to that of the simple concurrent signal assignment except that the former is inside a process. Syntax signal-name <= value-expression; Note that the concurrent conditional and selected

Sequential Statements in VHDL Read More »

CPLD architecture block diagram

CPLD – Complex Programmable Logic Device

Complex Programmable Logic Device (CPLD) is one of the PLD. It is used for the implementation of the logical circuits. Lets see something about Programmable Logic Devices (PLDs) first. Programmable Logic Devices (PLDs) Variety of IC’s can have their logic function programmed into them after they are manufactured. Most of devices use technology that allows

CPLD – Complex Programmable Logic Device Read More »

Behavioral Style of Modelling

Behavioral Style of Modelling

In VHDL, the architecture body of an entity can be expressed in many ways. In this article, Behavioral Style of Modelling in VHDL is explained with example. As specified in previous articles, the internal details of an entity are specified by an architecture body using any of the following modelling styles: As a set

Behavioral Style of Modelling Read More »

data flow style of modelling, VHDL data flow modeling,

Data Flow Style of Modelling

In VHDL, the architecture body of an entity can be expressed in various ways. In this article, data flow style of modelling in VHDL is explained with example. As specified in previous article, the internal details of an entity are specified by an architecture body using any of the following modelling styles: As a

Data Flow Style of Modelling Read More »

structural modelling of 2 to 4 decoder, Structural Style of Modelling, behavioral style of modelling,

Structural Style of Modelling

The internal details of an entity are specified by an architecture body using any of the following modelling styles: As a set of interconnected components (to represent structure: Structural Style of Modelling), As a set of concurrent assignment statements (to represent dataflow: Data flow Style of Modelling), As a set of sequential assignment statements (to

Structural Style of Modelling Read More »